Part 1: Introduction – RTL Design Success

Author: Craig Maiman, Principal RTL Design Consultant

Welcome to the RTL Design Success series — Part 1 of 9

1.    Introduction

Successful design that meets a typically tight schedule and often difficult requirements requires a combination of well-developed designer skills.  These skills include writing clear, concise, correct, and unambiguous specifications, RTL and often unit-level testbenches.

In this paper I will summarize some of the best practices I have developed in about 40 years of design experience.  Note that code examples in this paper use SystemVerilog.  There are many advantages of SystemVerilog over Verilog, with the two big ones (for me) being simplified syntax and greater abstraction capabilities.

2.    Micro-architecture

Whether you are involved with the top-level architecture or not, the micro-architecture or implementation is where the rubber meets the road in terms of RTL implementation.  It’s where you define how you are going to partition and implement the design to meet the goals of the architecture: functionality, performance, timing, area, power, and cost.

It’s important when first starting to explore approaches that the architecture is clearly defined.  One goal I’ve often found missing in architecture specifications is performance goals.  They may have the functionality clearly defined but have left open the performance goals (e.g., throughput, latency, instruction/function processing rate, etc.).  That might be OK if, for example, other specifications (e.g., interface specifications) define performance, but it’s important to clarify with the architect (if it’s not you) what the design expectations are, particularly if it’s not expected that the micro-architecture meet the max performance of the interfaces (yes, that sometimes happens, depending on the higher-level goals).  An example of this would be a design that has to interface with a 100Gb Ethernet interface.  To meet full line rate with minimum-sized frames is exceedingly difficult.  But, if the goal of the architecture is to do line rate with larger sized frames, then jumping through hoops design-wise to get line rate with minimum frames is unnecessary (and usually costly).

Once the goals are clear, then I’ll start to explore several different micro-architecture partitions and consider the trade-offs before deciding on the best one to move forward with.  Some logic partitions simply won’t meet one or more of the goals and while different approaches might achieve the functionality goals, they may not meet one of the other goals, such as performance.

It’s worth spending a good amount of time considering different partitions before moving forward as changing it later when you find an issue could end up being very difficult and time consuming.

An example might be sending requests from one logic block to another.  Perhaps it’s the case that some requests will get invalidated, so you may have to decide where the request gets invalidated, in the sending block or the receiving block.  In this case you will have to consider where it makes sense to do so given possible effects on efficiency/performance and perhaps other information that might only be available in the source or destination logic block.

XtremeEDA is an experienced partner you can trust!!

Cadence Design Systems helps engineers pick up the development tempo. A leader in the market for electronic design automation (EDA) software, Cadence sells and leases software and hardware products used to design integrated circuits (ICs), printed circuit boards (PCBs), and other electronic systems. Semiconductor and electronics systems manufacturers use its products to build components for wireless devices, networking equipment, and other applications. The company also provides maintenance and support, and offers design and methodology consulting services. Customers have included Pegatron, Silicon Labs, and Texas Instruments. Cadence gets more than half of its sales from customers outside the US.

Synopsys, Inc. (Nasdaq:SNPS) provides products and services that accelerate innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor intellectual property (IP), Synopsys’ comprehensive, integrated portfolio of system-level, IP, implementation, verification, manufacturing, optical and field-programmable gate array (FPGA) solutions help address the key challenges designers face such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in quickly bringing the best products to market while reducing costs and schedule risk. For more than 25 years, Synopsys has been at the heart of accelerating electronics innovation with engineers around the world having used Synopsys technology to successfully design and create billions of chips and systems. The company is headquartered in Mountain View, California, and has approximately 90 offices located throughout North America, Europe, Japan, Asia and India.

asicNorth was established in January 2000 with one purpose in mind: deliver the highest quality design services possible. In an industry that can be quite volatile at times, it is important to have a design partner that you can depend upon to deliver the skills you need when you need them. A project can only be successful if there are:

Top quality skills on the team
Communication with the customer
Attention to detail
Cost sensitivity
Focus on the schedule

Today, asicNorth is enabling high-tech industry leaders and startups alike with a combination of digital, analog, and mixed-signal design capabilities. Driven to produce successful results, asicNorth is Making Chips Happen™.

Codasip delivers leading-edge RISC-V processor IP and high-level processor design tools, providing IC designers with all the advantages of the RISC-V open ISA, along with the unique ability to customize the processor IP. As a founding member of RISC-V International and a long-term supplier of LLVM and GNU-based processor solutions, Codasip is committed to open standards for embedded and application processors. Formed in 2014 and headquartered in Munich, Germany, Codasip currently has R&D centers in Europe and sales representatives worldwide. For more information about our products and services, visit www.codasip.com. For more information about RISC-V, visit www.riscv.org.

Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of

Formal analysis applications for RTL and gate-level X verification;

Robust Verification IP for PCI Express, USB, AMBA, UFS, MIPI, DDR/LPDDR, HBM, HMC, ONFI/Toggle, NVM Express, SCSI Express, SATA Express, eMMC, SD/SDIO, Unipro, CSI/DSI, Soundwire, and CAN FD standards.

Siemens EDA
The pace of innovation in electronics is constantly accelerating. To enable our customers to deliver life-changing innovations to the world faster and to become market leaders, we are committed to delivering the world’s most comprehensive portfolio of electronic design automation (EDA) software, hardware, and services.